Viac ako 4 milióny titulov v angličtine aj ďalších jazykoch! Objavte svoj nový príbeh ešte dnes!

Verification by Error Modeling

Name: Verification by Error Modeling
Brand: Springer-Verlag New York Inc.
SKU: 9781441954022
Price: 99.78 EUR
Availability: InStock

Using Testing Techniques in Hardware Verification

Autor: Katarzyna Radecka, Zeljko Zilic

Jazyk:

Väzba: Brožovaná

Vydavateľ: Springer-Verlag New York Inc.

Dostupnosť: Skladom u dodávateľa

Odosielame za 5-8 dní

99.78 €

This book presents the basis for reusing the test vector generation and simulation for the purpose o...

Informácie o knihe

Autor

Katarzyna Radecka, Zeljko Zilic

Jazyk

Angličtina

Väzba

Kniha - Brožovaná

Vydalo

2010

Stránok

216

EAN

9781441954022

ISBN

1441954023

Enbook ID

01423688

Vydavateľ

Springer-Verlag New York Inc.

Hmotnosť

454

Rozmery

155 x 235 x 13

Kompletný popis

This book presents the basis for reusing the test vector generation and simulation for the purpose of implementation verification, to result in a significant timesaving. It brings the results in the direction of merging manufacturing test vector generation and verification.Verification presents the most time-consuming task in the integrated circuit design process. The increasing similarity between implementation verification and the ever-needed task of providing vectors for manufacturing fault testing is tempting many professionals to combine verification and testing efforts. This book presents the basis for reusing the test vector generation and simulation for the purpose of implementation verification, to result in a significant timesaving. The book brings the results in the direction of merging manufacturing test vector generation and verification. It first discusses error fault models suitable for approaching the verification by testing methods. Then, it elaborates a proposal for an implicit fault model that uses the Arithmetic Transform representation of a circuit and the faults. Presented is the fundamental link between the error size and the test vector size, which allows parametrizable verification by test vectors. Furthermore, the test vector set is sufficient not only for detecting, but also for diagnosing and correcting the design errors. The practical use of any such simulation-based verification scheme can be seriously impaired by redundant faults, that otherwise require exhaustive simulations. The redundant fault identification methods are presented that are well suited for the type of faults considered. Finally, the same representation can be used to augment and expand the formal verification schemes that are to be used in conjunction with the simulation-based verification. The primary audience for Verification by Error Modeling includes researchers in verification and testing, managers in charge of verification of test and practicing engineers. Due to its comprehensive coverage of background topics, the book can also be used for teaching courses on verification and test topics.

Najčastejšie vyhľadávané

Categories

Authors

Publishers

Produkty

Produkty

Najčastejšie vyhľadávané

Categories

Authors

Publishers

Produkty

Produkty

Verification by Error Modeling

Using Testing Techniques in Hardware Verification

Informácie o knihe

Kompletný popis

Mohlo by vás zaujímať

Blood Rebellion

Sing and Hop with Bety Bop

Pokémon Primers: Water Types Book

St. Joseph New Catholic Bible (Gift Edition - Large Type)

Lost & Found

Weight of Our Sky

Why Buddhism is True

Gender and Groupwork

Borders of Justice

Zákazníci, ktorí si kúpili túto knihu, kúpili tiež

Môj posledný výdych

Die Lügen der Frauen

Senzační křížovky pro děti

Le Passage Du Nord-Ouest

Gereimte Ungereimtheiten

Rusko v plamenech

Barbe Bleue

S.O.S. Affenalarm: Schaukelpalmen-Party

White King