Digit-Serial Computation

Name: Digit-Serial Computation
Brand: Springer-Verlag New York Inc.
SKU: 9781461359852
Price: 213.38 EUR
Availability: InStock

Autor: Richard Hartley, Keshab K. Parhi

Jazyk:

Väzba: Brožovaná

Vydavateľ: Springer-Verlag New York Inc.

Dostupnosť: Skladom u dodávateľa

Odosielame za 9-15 dní

213.38 €

Digital signal processing (DSP) is used in a wide range of applications such as speech, telephone, m...

Informácie o knihe

Autor

Richard Hartley, Keshab K. Parhi

Jazyk

Angličtina

Väzba

Kniha - Brožovaná

Vydalo

2012

Stránok

306

EAN

9781461359852

ISBN

1461359856

Enbook ID

06796537

Vydavateľ

Springer-Verlag New York Inc.

Hmotnosť

498

Rozmery

155 x 235 x 18

Kompletný popis

Digital signal processing (DSP) is used in a wide range of applications such as speech, telephone, mobile radio, video, radar and sonar. The sample rate requirements of these applications range from 10 KHz to 100 MHz. Real time implementation of these systems requires design of hardware which can process signal samples as these are received from the source, as opposed to storing them in buffers and processing them in batch mode. Efficient implementation of real time hardware for DSP applications requires study of families of architectures and implementation styles out of which an appropriate architecture can be selected for a specified application. To this end, the digit-serial implementation style is proposed as an appropriate design methodology for cases where bit-serial systems cannot meet the sample rate requirements, and bit-parallel systems require excessive hardware. The number of bits processed in a clock cycle is referred to as the digit-size. The hardware complexity and the achievable sample rate increase with increase in the digit-size. As special cases, a digit serial system is reduced to bit-serial or bit-parallel when the digit-size is selected to equal one or the word-length, respectively. A family of implementations can be obtained by changing the digit-size parameter, thus permitting an optimal trade-off between throughput and size. Because of their structured architecture, digit-serial designs lend themselves to automatic compilation from algorithmic descriptions. An implementation of this design methodology, the Parsifal silicon compiler was developed at the General Electric Corporate Research and Development laboratory.

Mohlo by vás zaujímať

Zákazníci, ktorí si kúpili túto knihu, kúpili tiež

Najčastejšie vyhľadávané

Categories

Authors

Publishers

Produkty

Produkty

Najčastejšie vyhľadávané

Categories

Authors

Publishers

Produkty

Produkty

Digit-Serial Computation

Informácie o knihe

Kompletný popis

Mohlo by vás zaujímať

Zákazníci, ktorí si kúpili túto knihu, kúpili tiež