Capacitively Coupled Chip-To-Chip Interconnect Design

I/O bandwidth in the Multi-Tb/s range is required for current and future high performance VLSI chips...